Abstract-We analyze distortion in analog VLSI arrays for linear image filtering due to component mismatch and nonlinearity. The analysis can be used to evaluate different circuit architectures implementing the same computation for both one-dimensional (1-D) and two-dimensional (2-D) rectangularly and hexagonally sampled arrays. In addition, it can determine which elements within a given architecture are most critical for accurate computation of the output. Based upon the concept of equivalent input sources, it offers both mathematical and intuitive explanations of the responses of the networks to mismatch and nonlinearity.
I. INTRODUCTION
T HE DESIGN of neuromorphic vision chips [1] - [6] is inspired by the visual processing of biological nervous systems. For example, the cellular neural network (CNN) has been used to predict and explain new behaviors only recently observed in the retina [7] . The silicon retina [8] implements another model of the processing performed in the biological retina. A distinguishing feature of these neuromorphic systems is the use of massively parallel analog collective processing. In this paper, we concentrate our attention on networks for linear image filtering.
Due to their parallelism and analog implementation, VLSI implementations of these networks may enable high-speed and compact image processing. However, performance may be limited by the lack of precision with which the circuit components are implemented. These systems usually consist of arrays of nominally identical analog processing elements, which are locally interconnected. In an actual implementation, there may be mismatch in the transistors and other integrated circuit components [9] .
The ability to predict the effect of mismatch may be useful in the design and implementation of these networks. A given filter may be implemented by a few different circuit networks. One consideration in choosing between them might be the sensitivity of their output to mismatch. The examples here demonstrate that the sensitivity of different networks performing the same computation can vary widely. In addition, a given architecture might be more sensitive to mismatch in some components than others. Identifying these would enable a designer to concentrate on reducing mismatch where its effect is most significant.
The ability to analyze the effect of nonlinearity is also useful. If a network is designed to be nonlinear, but a linearized model has been used to simplify the analysis of its operation, one can predict how much the results of the analysis will differ from the actual operation. On the other hand, if the components in a network are intended to be linear, but nonlinearity is unavoidable because of the characteristics of the devices, one can derive specifications for the maximum nonlinearity in the components, given the maximum distortion in the output.
This paper presents a unified approach to the analysis of these nonidealities based upon the concept of equivalent input sources, a concept familiar to circuit designers from the noise analysis of integrated circuits [10] . It is mathematically equivalent to earlier approaches to the analysis of mismatch [11] , but more intuitive and easily applicable. Given a linear model for the operation of a vision chip, the effects of mismatch or nonlinearity are referred to the input. Because the linear model has a closed form expression mapping the input to output, we can estimate the effect of mismatch or nonlinearity on the output.
In our analysis we distinguish between two types of error: component error and computational error. Component error measures the degree to which circuit components differ from the ideal models. For mismatch, the component error of a resistor is measured by the variance of the differences between the nominal and the actual conductances. Computational error measures the degree the nonideal output differs from the ideal output. It is possible for a circuit to have low component error but high computational error or vice versa. This effect does not depend upon the computation being performed, but rather upon the way in which it is performed.
The remainder of the paper is organized as follows. Section II introduces a CNN model which can be applied to analyze many vision chips. Section III outlines the equivalent input sources approach and applies it to the analysis of mismatch. Section IV extends the approach to the analysis nonlinearity. Section V shows how the preceding analysis, developed for one-dimensional (1-D) arrays, can be extended to two-dimensional (2-D) rectangularly or hexagonally sampled networks. Section VI concludes with a summary of the key results. The connection radius determines the size of the neighborhood within which the cells are interconnected. The coefficients and are called the feedback and feedforward cloning templates and control the interconnections between cells. The output at steady state is the result of the computation performed by the CNN.
As an example, consider the silicon retina. This lateral spread of information by horizontal cells in the retina is modeled electronically by a resistive network. Fig. 1 shows a 1-D network where the series combination of a voltage source and resistor, used by Mead, has been replaced by its Norton equivalent. The currents represent input from a photosensor stage. The voltages represent the outputs of the horizontal cells. Assuming a unit capacitance between each node and ground, the resistive grid can be modeled by a CNN with connection radius and cloning templates
We can obtain a mapping from the input to the steady-state output using the Fourier transform. Assume an infinite array, indexed from to . Define the discrete-space Fourier transform of the input to be where represents spatial frequency. If we assume a finite array where the boundary conditions are periodic (i.e., one end of the array is connected to the other end), we can obtain an exact analysis, using the discrete Fourier transform. For other boundary conditions, since the effect of the boundary decreases as we move away, the analysis for the infinite array approximates the input/output behavior of the chip in the center of the array.
Applying the discrete-space Fourier transform to (1) and assuming that the left hand side is identically zero, we obtain the transfer function from to at steady state [12] 
Substituting the parameters in (2), we find the transfer function of the resistive grid is Define to be the bandwidth of the filter. It is approximately equal to the frequency where the transfer function drops to half ( 6 dB) of its value at dc (Fig. 2) . This is not valid for close to , due to aliasing.
III. DISTORTION DUE TO MISMATCH
In this section, we apply the concept of equivalent input noise sources to the analysis of spatial mismatch. Mismatch in elements within a circuit is represented by noise generators connected to the input of the circuit. We assume that the parameters of components (gains, conductances, etc.) vary from their nominal values by some percentage with variance (the component error) and that the variations are widesense stationary (i.e., the mean of the variations is constant and the autocorrelation is a function only of the distance between the elements). In our examples, we further assume that the variations between different elements are uncorrelated. Although this assumption is unrealistic for integrated circuits, it simplifies the presentation of the principal ideas. A more realistic model allows for correlated variations, especially for closely spaced devices, but depends on many factors such as the circuit layout and device sizing [13] . In the course of our discussion we point out how such a model could be incorporated into the analysis. The input to the array is assumed to be a wide-sense stationary discrete-space random process which is independent of the parameter variations with power spectral density . The output of the perturbed array differs from the output of the ideal array at each pixel by some random amount . The computational error of the circuit is measured by the average power in the output error normalized by the power in the signal . For small parameter deviations, the computational error is approximately proportional to the component error, . Define to be the sensitivity coefficient of the circuit. If is greater than one (0 dB), then the circuit is sensitive to mismatch since a small component error leads to a greater computational error. If is less than one, then the circuit is robust.
To find the sensitivity coefficient, we represent the network with mismatch by an ideal network with equivalent input current sources. Define the autocorrelation of the equivalent input to be Although it is difficult to obtain an exact expression for the autocorrelation, it can be approximated to the first order. The power spectral density (PSD) of is By linearity, the PSD of is and
To avoid clutter, in the following we suppress the limits of integration which are assumed to run from zero to
. We now present two examples applying this analysis to filtering architectures for lowpass and Gabor-type filtering.
A. Resistive Grid Filtering
We analyze the sensitivity of two possible circuit implementations of the filtering operation performed by the resistive grid. It is possible to implement the same lowpass filter, using a network of transconductance amplifiers, each amplifier generating one component of the sum in (1) (Fig. 3 ). Our analysis indicates that for both the resistor and the transconductor implementations, the output is least sensitive to variations in the components interconnecting the cells. However, the resistive grid implementation is robust to mismatch, while the transconductor implementation is quite sensitive.
First assume the vertical conductances in Fig. 1 vary. Let be the percentage deviation in the conductance attached to node . Assuming that the variations are zero mean and uncorrelated where is the discrete-space impulse. Defining the perturbed output to be and writing KCL at node in Fig. 4(a) Let be the equivalent input current representing variation in , as shown in Fig. 4(b) . Equating the outputs of the two A similar analysis for the horizontal conductances yields where is the average power in the voltage difference across the horizontal conductances. As in the case of the vertical conductances, the analysis can be extended to incorporate knowledge of the correlations between variations of different conductances. Fig. 5 plots the PSD's of the equivalent input sources and output error. The sensitivity coefficients (Fig. 6 ) depend only upon the bandwidth .
For larger bandwidths, the output is more sensitive to variations in the vertical conductances. This can be explained using the formulas for the PSD's, and , which can be split into products of two terms: scalar terms which affect the overall power and and terms which describe the frequency variation, and . The input image power spectrum only affects the overall noise power. Frequency variation is introduced by the circuit architecture.
Consider the first terms. Clearly, the power in the equivalent input sources will increase with the component variation . It also increases with or since the larger the conductance, the larger the variation in the current through it. Since , we expect variations in the vertical conductances to dominate for larger bandwidths as observed.
Surprisingly, the effect of variations in the horizontal conductances does not dominate for smaller bandwidths, but remains comparable to that for the vertical conductances. The noise power for the vertical conductances is proportional to the average output power. The larger the output voltage, the larger the current through the conductance and the larger the effect of variation. On the other hand, the noise power for the horizontal conductances is proportional to the average power in the differences between the output voltages at adjacent nodes. This decreases with bandwidth, since the low pass filtering performed by the array ensures that the output variation is smooth.
Now consider the frequency-varying terms. For the horizontal conductances, the equivalent input currents of nearest neighbor cells are negatively correlated. If a current flows into a cell through a horizontal conductance, the same current must be drawn from the neighboring cell. This implies that has most of its energy concentrated at high frequencies (Fig. 5) . This high-frequency noise at the input is naturally attenuated at the output by the low-pass filtering of the grid, while little noise is injected at the passband of the filter. On the other hand, mismatch in the vertical resistors injects noise equally at all frequencies.
A similar analysis for the transconductance-based implementation reveals that for each transconductance amplifier, the PSD of the corresponding equivalent input noise source is flat and the sensitivity coefficient has the same form as (4) with replaced by the gain of the transconductance amplifier. For example, for the transconductance amplifier with gain Thus, the architecture is least sensitive to variations in the transconductors with the smallest gain, and . Our assumptions that the variations in different elements are uncorrelated and that the perturbed output is approximately equal to the ideal output implies that the total sensitivity coefficient for the resistive grid, if both the horizontal and vertical conductances vary by the same percentage, is simply the sum . Similarly, the total sensitivity coefficient for the transconductor implementation is the sum of the sensitivity coefficients, obtained by considering each set of transconductance amplifiers in isolation. If there are correlations between the variations in different elements, additional terms are required to take them into account.
The total sensitivity coefficients enable us to compare the effect of parameter mismatch on different circuit architectures implementing the same filter. For all bandwidths, the sensitivity coefficient for the transconductor implementation is greater than 0 dB, while the sensitivity coefficient of the resistor implementation is less than 0 dB [ Fig. 7(a) ]. In fact, the transconductor implementation is quite sensitive to mismatch. For , component mismatch is magnified by 3.3 times at the output. For the resistor implementation, component mismatch is reduced by 2.7 times.
For a fair comparison of the two architectures, we must take into account the expected mismatch between resistors and transconductances. Typically, the expected mismatch between the transistors implementing transconductor amplifiers will be smaller than that for integrated resistors implemented using polysilicon or diffused lines [14] . This may offset the higher sensitivity coefficient, especially for larger bandwidths. In addition, because the resistivity of polysilicon or diffusion layers is relatively low, on the order of a few tens of for polysilicon up to a few k for well diffusion, large resistances can consume a large area. On the other hand, the analysis here is also valid for resistances built from transistors operating in their triode region, where we would expect the mismatch and area to be comparable to that for transconductors. Although these resistors will have a high degree of nonlinearity, this can be reduced by appropriate circuit design [15] . In addition, its effect can be analyzed, using the approach outlined in Section IV.
Because we approximated the perturbed output of the array by the ideal output, our analysis breaks down when the parameter variations are large enough. To investigate this, we simulated 256 cell resistor and transconductor arrays with and circular boundary conditions. Gaussian distributed random perturbations with zero mean and percentage standard deviation were added to the component values. The mismatch, , ranged from 0.1 to 20%. For each value of , the results of 2000 trials were averaged to estimate the sensitivity coefficient. The image input was a unit impulse at the center of the array. Fig. 7(b) compares the predicted sensitivity coefficient with simulation results. Because the resistive grid is more robust, the output is less affected by parameter variation and the theoretical analysis agrees with the simulations over a wider range of mismatch. However, the predictions for the transconductance amplifier still match closely with the simulation results for variations up to about 10%.
B. Gabor-Type Filtering
By allowing the cloning template coefficients to be complex, the CNN model can implement Gabor-type filtering [16] , [17] where the input is convolved with a complex valued convolution kernel approximately equal to where and are real. The cloning template coefficients are given by
The transfer function of the filter is bandpass with center frequency and bandwidth . As with the low-pass filter in the previous example, there are different circuit implementations of the same CNN equations. Denote the real and imaginary parts of the output by and . Assuming unit capacitors, the three circuits in Fig. 8 all implement the system equation determined by this template.
To determine which architecture is the least sensitive, we compare their sensitivity coefficients. The calculation is similar to the previous example, except that the equivalent input sources are complex valued. For example, assume only the diagonal conductances in Fig. 8(c The PSD reaches its minimum of zero at , indicating that variations in the diagonal resistor inject no noise into the signal at that frequency (Fig. 9) . Thus, when the filter is tuned to , the sensitivity to variations in the diagonal conductances is minimized [ Fig. 10(a) ]. The sensitivity coefficient approaches zero for since the diagonal conductances approach zero, essentially removing them from the circuit. Fig. 10(b) , plotting the total sensitivity coefficients for the three architectures versus , indicates that the mixed transconductor/resistor architecture in Fig. 8(c) is the least sensitive to component variation. This architecture was successfully implemented in a 1.2-m -well process. The measured computational errors varied between 18 and 22 dB [18] . 
IV. DISTORTION DUE TO NONLINEARITY
Output distortion can also be introduced by nonlinearity in the circuit elements. This section shows that the approach of equivalent input sources can also be applied to estimate the harmonic distortion in the output, assuming that the input image is spatially sinusoidal [19] . We illustrate the technique, using the resistive grid in Fig. 11 where the resistors are nonlinear.
If the input to the network is given by , the ideal output is . Assuming that nominally identical components have the same nonlinearity, the output of the network will consist of a fundamental frequency component and higher order harmonics. Let be the amplitude of the fundamental frequency component and be the amplitude of the th harmonic. The computational accuracy of the circuits is measured by the th order harmonic distortion, HD . To estimate the harmonic distortion, we use equivalent input sources to represent the effect of nonlinearity. In this case, the equivalent input sources are not random but have the form where the amplitudes and phases depend upon the size of the input sinusoid, the circuit architecture, the nonlinearity, and the spatial frequency. Since the zeroth-and first-order terms simply alter the amplitude, phase, and dc offset of the output sinusoid, but do not affect its shape, we neglect them in the following. Once we find , we can find the th order harmonic distortion by HD To find the equivalent input sources, assume first only the vertical resistors are nonlinear where is the current through the resistor and is the voltage across it. The coefficients of the nonlinear terms and measure the component accuracy. KCL at node yields where is the perturbed output. Defining to be the equivalent error input current due to nonlinearity in the vertical resistors, we find Assuming , where and for all . Similarly, if the current through the horizontal conductances has the form , then where and for all except for . If both vertical and horizontal conductances are nonlinear, we can sum the equivalent input currents since our assumption implies that the effects of the two nonlinearities are decoupled.
As a concrete example, consider the nonlinearities encountered when the horizontal and vertical resistors are implemented with the subthreshold MOS transistor circuits used by Mead [5] . The vertical and horizontal conductances havecharacteristics given by and where and are bias currents which determine the conductances and , is the thermal voltag,e and is a processdependent constant. Using the Taylor's series expansion, we find , and . Substituting into our results in the above, we find only third-harmonic distortion. The simulated and estimate harmonic distortions are plotted against the input frequency in Fig. 12 . We have assumed a 256-cell array with nA, nA, nA, , and mV, corresponding to . For larger distortions, the estimate degrades since the assumption is not satisfied and the third-order approximation to the hyperbolic tangent is not as accurate.
For low-input spatial frequencies, the nonlinearity in the vertical conductances dominates. The harmonic distortion decreases as the input frequency increases, primarily because the output voltage decreases due to the low-pass filtering. For higher frequencies, nonlinearity in the horizontal conductances dominates since the voltage variation between adjacent nodes is more significant. Interestingly, when the distortions introduced by the two sets of conductances are exactly equal, their effects cancel. The peaks observed at frequencies near arise because the third-harmonic components of the equivalent input sources are aliased to low frequencies in the passband of the grid.
V. EXTENSION TO 2-D NETWORKS
This section demonstrates how to extend the 1-D analysis to 2-D rectangularly or hexagonally sampled networks. The key differences are that the transfer function is a function of two spatial frequency variables and we must consider correlations in two dimensions between equivalent input sources. In the following, we illustrate only the extension of the analysis for component variation. The extension for the nonlinearity analysis is similar. where The corresponding sensitivity coefficients are Fig. 14(a) plots the sensitivity coefficients (for vertical conductances) and (for the horizontal 
B. Hexagonally Sampled Networks
Although rectangular sampling enables a straightforward extension of the 1-D approach, hexagonal sampling [ Fig. 13(b) ] is often preferred in 2-D implementations because the number of samples required to sample a circularly bandlimited signal without aliasing can be reduced by 13.5% [20] . Fortunately, the analysis for hexagonal networks is no more difficult.
To analyze hexagonally sampled networks, we map the network into a larger rectangularly sampled network (Fig. 15) . Note that the horizontal and vertical sampling frequencies are not the same. To ensure that the six nearest neighbors of each sample in the hexagonal network are equidistant, the horizontal sampling frequency must be increased by . The rectangular network contains two decoupled hexagonal networks.
Viewed as a subset of a rectangular array, the CNN system equation for the hexagonal resistive grid is
The transfer function of the network is shown in (5), at the bottom of this page, with bandwidth . For the same values of and , the bandwidth of the hexagonally sampled array is lower than that of the rectangularly sampled array, due to the extra connections between cells. Since and represent normalized spatial frequency, the true spatial frequency is found by dividing by the sampling interval. The true frequency represented by is -times higher than that represented by . We derive four sensitivity coefficients:
, representing variation in the vertical conductances from each node to ground , and , representing variations in the horizontal conductances connecting each node to its nearest neighbors oriented at 60 , 0 , and 60 , respectively where Plots of the sensitivity coefficients for the horizontal and vertical resistors are similar to those for the rectangularly sampled array. The comparison in Fig. 14(b) shows that the total sensitivities are quite similar, with a slight advantage for the hexagonally sampled array (less than 1 dB) for bandwidths below 0.5 .
VI. CONCLUSION
We have applied the concept of equivalent input noise sources to the analysis of distortion in analog VLSI arrays for image filtering due to component mismatch and nonlinearity. There are several benefits of this approach. First, it gives both mathematical and intuitive explanations of the performance of filtering arrays in the presence of mismatch and nonlinearity. Because we can derive the PSD for the equivalent input noise sources, we can find out how much and at what frequencies mismatch and nonlinearity introduce distortion. Second, it can be applied to 1-D and 2-D arrays. Hexagonally sampled arrays (5) can be analyzed by mapping them into larger rectangularly sampled arrays. Third, it enables comparison of different circuit architectures and sampling schemes for implementing the same computation. Examples demonstrate that different circuit implementations of the same computation can have radically different responses to mismatch. In fact, for different filter parameters (e.g., center frequency or bandwidth), different circuit architectures may be optimal. Finally, it can be used to determine which circuit elements within a given architecture are most critical in causing output distortion. For different filter parameter ranges, different circuit elements may dominate.
An important distinction we tried to draw in this work was that between component and computational error. Depending upon the application, different amounts of computational error may be tolerable at the output of the chip. Using this analysis, a computational error specification can be converted into a component error specification. A requirement for five-bit accuracy at the output of a chip may require more or less than five-bit accuracy in the components depending upon the sensitivity.
